



**TELEDYNE LECROY**  
Everywhere you look™

# BER Optimization



## APPLICATION NOTE

Bit Error Rate (BER) optimization workflow with Xena's Z800 Freya 112G SerDes Test Modules

## Table of Contents

- INTRODUCTION ..... 1
- SETUP ..... 1
- WORKFLOW ..... 1


## Introduction

The Link Training (LT) algorithm will get you a good BER, but according to the IEEE standard the LT has to be complete in less than 12 seconds, which is enough to give a good BER. However, if you are looking for the optimal BER, this may take some manual tweaking. Here is an easy way to do that with Z800 Freya and XenaManager.

Due to the way the PAM4 algorithm is designed, it is very common to see a higher BER on some of the uneven lanes, as the example below shows.

## Setup

This setup uses two Z800 Freya modules, an 800G electrical cable and XenaManager.



## Workflow

1. Open XenaManager and connect to the two Z800 Freya modules
2. Choose the 1 x 800 port config (this config gets you the best results quickly)
3. Click on the 1st port, go to the AN/LT tab under Resource Properties and turn on the "Autoneg and Link Training". Do the same on the opposing port.
4. Go to the PRBS tab and turn on PRBS for all lanes on both ports. Be sure to change the "Statistics Mode" from "Accumulative" to "Last Second"

**Pseudo Random Binary Sequence**

Polynomial: PRBS-31  Invert Pattern  
 Lane/Link: PhyLine Statistics Mode: Last Second

SerDes	PRBS On	Error Inject
All	<input checked="" type="checkbox"/>	<input type="checkbox"/>
0	<input checked="" type="checkbox"/>	<input type="checkbox"/>
1	<input checked="" type="checkbox"/>	<input type="checkbox"/>
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>
6	<input checked="" type="checkbox"/>	<input type="checkbox"/>
7	<input checked="" type="checkbox"/>	<input type="checkbox"/>

SerDes	PRBS Lock	PRBS Bits	PRBS Errors	Error Rate
All	N/A	8.57e+11	5361	6.25e-09
0	LOCK	1.07e+11	8	7.47e-11
1	LOCK	1.07e+11	1369	1.28e-08
2	LOCK	1.07e+11	6	5.6e-11
3	LOCK	1.07e+11	2	1.87e-11
4	LOCK	1.07e+11	5	4.67e-11
5	LOCK	1.07e+11	3967	3.7e-08
6	LOCK	1.07e+11	1	9.33e-12
7	LOCK	1.07e+11	3	2.8e-11

**PRBS Counters**

**Figure 1: Pseudo Random Binary Sequence overview**

5. Now you can make note of the error rate for each of the SerDes. It is a good idea to take a snapshot of this for reference.
6. Find the lanes with the least desirable BER. In this example (Figure 1), it is SerDes #5 with 3.7 e-8, and also SerDes #1.

Main Port Config Impairment EEE PCS/FEC PMA PRBS AN/LT **Medium** Transceiver Features

TX Taps RX Taps Eye Diagram Signal Integrity

### Advanced TX Taps Configuration and Monitoring

Configuration

mV/dB Level  IEEE  Native

SerDes	Pre3 Cursor	Pre2 Cursor	Pre Cursor	Main Cursor	Post Cursor	PHY Tuning
0	0	0	8	52	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>
1	0	0	4	42	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>
2	0	0	8	52	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>
3	0	0	8	52	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>
4	0	0	8	52	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>
5	0	0	0	42	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>
6	0	0	8	52	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>
7	0	0	8	52	0	<input checked="" type="checkbox"/> Enable Auto-tune <span>Retune</span>

**Figure 2: Advances TX Taps Configuration and Monitoring overview**

- Go to the Medium Tab for the opposing port. Note any difference in the settings for lanes #1 and #5 compared to the others. (See Figure 2.)
- In this case, all the Main cursors are set to 52 except lanes 1 and 5, which are at 42 (using Native figures). And the precursors are different as well. We will now start by bumping the Main from 42 to 47 and see if that improves the BER on the lanes of the opposing port.

Start Resource Properties Port Configuration Grid Stream Configuration Grid Global Statistics

Main Port Config Impairment EEE PCS/FEC PMA **PRBS** AN/LT Medium Transceiver Feature

### Pseudo Random Binary Sequence

Polynomial: PRBS-31  Invert Pattern  
 Lane/Link: PhyLine Statistics Mode: Last Second

#### PRBS Configuration

SerDes	PRBS On	Error Inject
All	<input type="checkbox"/>	<input type="checkbox"/>
0	<input checked="" type="checkbox"/>	<input type="checkbox"/>
1	<input checked="" type="checkbox"/>	<input type="checkbox"/>
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>
6	<input checked="" type="checkbox"/>	<input type="checkbox"/>
7	<input checked="" type="checkbox"/>	<input type="checkbox"/>

#### PRBS Status

SerDes	PRBS Lock	PRBS Bits	PRBS Errors	Error Rate
All	N/A	8.4e+11	2271	2.7e-09
0	LOCK	1.05e+11	7	6.66e-11
1	LOCK	1.05e+11	499	4.75e-09
2	LOCK	1.05e+11	3	2.86e-11
3	LOCK	1.05e+11	0	<4.38e-11
5	LOCK	1.05e+11	1741	1.66e-08
6	LOCK	1.05e+11	1	9.52e-12
7	LOCK	1.05e+11	7	6.66e-11


**PRBS Counters**

Figure 3: Pseudo Random Binary Sequence overview after initial change

9. In Figure 3, you can see that the BER of lanes 1 & 5 are slightly improved.
10. By play around with the Main tap until it reach a point of negative returns, then do the same with the PreCursor tap.

11. Within ~5 minutes it is possible to settle on settings that significantly improve the overall BER as shown in figure 4.

In this test example the net overall BER improvement (all lanes) from adjusting the two worst performing lanes went from  $6e-9 \implies 2e-10$ , a significant improvement.



**Pseudo Random Binary Sequence**

Polynomial: PRBS-31  Invert Pattern  
 Lane/Link: PhyLine  Statistics Mode: Last Second

SerDes	PRBS On	Error Inject
All	<input type="checkbox"/>	<input type="checkbox"/>
0	<input checked="" type="checkbox"/>	<input type="checkbox"/>
1	<input checked="" type="checkbox"/>	<input type="checkbox"/>
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>
6	<input checked="" type="checkbox"/>	<input type="checkbox"/>
7	<input checked="" type="checkbox"/>	<input type="checkbox"/>

SerDes	PRBS Lock	PRBS Bits	PRBS Errors	Error Rate
All	N/A	8.56e+11	205	2.39e-10
0	LOCK	1.07e+11	7	6.54e-11
1	LOCK	1.07e+11	92	8.6e-10
2	LOCK	1.07e+11	1	9.34e-12
3	LOCK	1.07e+11	1	9.34e-12
4	LOCK	1.07e+11	10	9.34e-11
5	LOCK	1.07e+11	86	8.04e-10
6	LOCK	1.07e+11	3	2.8e-11
7	LOCK	1.07e+11	5	4.67e-11

PRBS Counters

Figure 4: Pseudo Random Binary Sequence overview after further changes

12. Now, if the PRBS is turned off on both ports and the tap settings positions are left in the last adjusted position, check out the PRE-FEC BER in the PCS/FEC tab where it shows the Pre-FEC BER of 2.e-10 matches almost exactly with the final PRBS BER achieved in step 10. (See figure 5.)




Figure 5: FEC overview

Further tweaking can be performed, but after the Main Cursor, Pre-Cursor, and maybe the Post Cursor are optimized, further improvements are typically minimal.

Learn more about Link Training optimization in this [Technical Note](#).

## Try Our Live Demo

Did you know you can try using the Xena platform - live! - right now? All you need is a PC (running min. Windows XP). To start, simply visit: <https://xenanetworks.com/try-demo/>

## Learn More on Our Website

Visit these pages on our website to learn more about the products mentioned in this Application Note:

- Z800 Freya: <https://xenanetworks.com/freya-800g-pam4-ethernet-testing-112gbps-serdes/>
- Z400 Thor: <https://xenanetworks.com/thor-ethernet-testing-for-nrz-10g-to-100g-pam4-50g-to-400g/>
- Z100 Loki: <https://xenanetworks.com/loki-ethernet-testing-for-nrz-25gbps-or-10gbps-serdes-at-10-g-25g-40g-50g/>
- Z10 Odin: <https://xenanetworks.com/odin-ethernet-testing-for-nrz-10gbps-serdes-at-10-mbps-100mbps-1g-2-5g-5g-10g/>
- E100 Chimera: <https://xenanetworks.com/chimera-network-emulator/>

## Pricing Information

For pricing details, please contact [xena-sales@teledyne.com](mailto:xena-sales@teledyne.com)

## Book a Discovery Call

Set up a quick call with a Xena tech expert to see if the Xena Ethernet Test Platform is the right solution for your needs: <https://xenanetworks.com/discovery-call-booking/>