

BER Optimization



APPLICATION NOTE

Bit Errror Rate (BER) optimization workflow with Xena's Z800 Freya 112G SerDes Test Modules



Table of Contents

INTRODUCTION	.1
SETUP	.1
WORKFLOW	.1

Introduction

The Link Training (LT) algorithm will get you a good BER, but according to the IEEE standard the LT has to be complete in less than 12 secunds, which is enough to give a good BER. However, if you are looking for the optimal BER, this may take some manual tweaking. Here is an easy way to do that with Z800 Freya and XenaManager.

Due to the way the PAM4 algorithm is designed, it is very common to see a higher BER on some of the uneven lanes, as the example below shows.

Setup

This setup uses two Z800 Freya modules, an 800G electrical cable and XenaManager.









Workflow

- 1. Open XenaManager and connect to the two Z800 Freya modules
- 2. Choose the 1 x 800 port config (this config gets you the best results quickly)
- 3. Click on the 1st port, go to the AN/LT tab under Resource Properties and turn on the "Autoneg and Link Training". Do the same on the opposing port.
- 4. Go to the PRBS tab and turn on PRBS for all lanes on both ports. Be sure to change the "Statistics Mode" from "Accumulative" to "Last Second"

Pseudo Random Binary Sequence

Polynomial:	PRBS-3	1 *	Invert	Pattern			
Lane/Link: PhyLine *			Statistics N	/lode: Las	t Second 🔹		
PRBS Conf	iguratio	n	PRBS Stat	us			
SerDes	PRBS On	Error Inject	SerDes	PRBS Lock	PRBS Bits	PRBS Errors	Error Rate
All	~		All	N/A	8.57e+11	5361	6.25e-09
0	~		0	LOCK	1.07e+11	8	7.47e-11
1	~		1	LOCK	1.07e+11	1369	1.28e-08
2	~		2	LOCK	1.07e+11	6	5.6e-11
3	~		3	LOCK	1.07e+11	2	1.87e-11
4	~		4	LOCK	1.07e+11	5	4.67e-11
5	~		5	LOCK	1.07e+11	3967	3.7e-08
6	~		6	LOCK	1.07e+11	1	9.33e-12
7	~		7	LOCK	1.07e+11	3	2.8e-11

PRBS Counters

Clear PRBS Counters

Figure 1: Pseudo Random Binary Sequence overview

- 5. Now you can make note of the error rate for each of the SerDes. It is a good idea to take a snapshot of this for reference.
- 6. Find the lanes with the least desirable BER. In this example (Figure 1), it is SerDes #5 with 3.7 e-8, and also SerDes #1.

BER Optimization Workflow



N	lain Port Co	nfig Impairm	ent EEE	PCS/FEC PN	1A	PRBS A	N/LT	Medium	Transceiver Features	
Т	X Taps 🛛 R	K Taps Eye Di	iagram Sig	nal Integrity						
A	dvanced 1	X Taps Confi	iguration a	nd Monitorin	ıg					
_	Configuratio	on								
	mV/dB	Level 🔵 IEEE	 Native 							
	SerDes	Pre3 Cursor	Pre2 Cursor	Pre Cursor		Main Cursor		Post Cursor	PHY Tuning	
	0	0	0		8		52	0	 Enable Auto-tune 	🕑 Retune
	1	0	0		4		42	0	✓ Enable Auto-tune	🕼 Retune
	2	0	0		8		52	0	✓ Enable Auto-tune	🕼 Retune
	3	0	0		8		52	0	 Enable Auto-tune 	🕼 Retune
	4	0	0		8		52	0	✓ Enable Auto-tune	🕼 Retune
	5	0	0		0		42	0	✓ Enable Auto-tune	
	6	0	0		8		52	0	 Enable Auto-tune 	🕼 Retune
	7	0	0		8		52	0	 Enable Auto-tune 	🕼 Retune

Figure 2: Advances TX Taps Configuration and Monitoring overview

- 7. Go to the Medium Tab for the opposing port. Note any difference in the settings for lanes #1 and #5 compared to the others. (See Figure 2.)
- 8. In this case, all the Main cursors are set to 52 except lanes 1 and 5, which are at 42 (using Native figures). And the precursors are different as well. We will now start by bumping the Main from 42 to 47 and see if that improves the BER on the lanes of the opposing port.

BER Optimization Workflow



Start 📰	Resource	Properties	🗔 P	ort Config	guration	Grid	🔒 Stream (Configurati	ion Grid	📌 Glob	al Statistics
Main Port (Config	Impairmer	nt E	EE PC	S/FEC	PMA	PRBS	AN/LT	Medium	Transc	eiver Featu
Pseudo R	andom	Binary S	eque	nce							
Polynomial:	PRBS-3	1 ×		Inver	t Pattern						
Lane/Link:	PhyLine	e *	:	Statistics	Mode:	Last	Second *				
PRBS Con	figuratio	n	I	PRBS Sta	itus						
SerDes	PRBS On	Error Inject		SerDes	PRB Loc	S k	PRBS Bits	PRBS Errors	E S F	Fror Rate	
All				All	N/A		8.4e+1	1 227	71	2.7e-09	
0	~			0	LOC	c 👘	1.05e+1	1	7 (6.66e-11	
1	~			1	LOC	C	1.05e+1	1 49	99 4	4.75e-09	
2	~			2	LOC	<	1.05e+1	1	3 2	2.86e-11	
3	~			3	LOC	c	1.05e+1	1	0 <4	4.38e-11	
4	~			4	LOC	c	1.05e+1	1 .	13	1.24e-10	
5	~			5	LOC	<	1.05e+1	1 174	41	1.66e-08	
6	~			6	LOC	<	1.05e+1	1	1 9	9.52e-12	
7	~			7	LOC	(1.05e+1	1	7	6.66e-11	
				PRRS Co	unters						

Clear PRBS Counters

Figure 3: Pseudo Random Binary Sequence overview after initial change

- 9. In Figure 3, you can see that the BER of lanes 1 & 5 are slightly improved.
- 10. By play around with the Main tap until it reach a point of negative returns, then do the same with the PreCursor tap.



11. Within ~5 minutes it is possible to settle on settings that significantly improve the overall BER as shown in figure 4.

In this test example the net overall BER improvement (all lanes) from adjusting the two worst performing lanes went from 6e-9 ==> 2e-10, a significant improvement.

Main Port (Config	Impairment	EEE	PCS/FE	EC PMA	PRBS AI	N/LT Med	lium Transce	iver
Pseudo R	andom	Binary Sec	quence						
Polynomial:	PRBS-3	1 *		Invert Pa	ttern				
Lane/Link:	PhyLine	• •	Stati	istics Mo	de: Last	Second *			
PRBS Con	figuratio	n	PRB	S Status	;				
SerDes	PRBS On	Error Inject	Se	rDes	PRBS Lock	PRBS Bits	PRBS Errors	Error Rate	
All				All	N/A	8.56e+11	205	2.39e-10	
0	~			0	LOCK	1.07e+11	7	6.54e-11	
1	~			1	LOCK	1.07e+11	92	8.6e-10	
2	~			2	LOCK	1.07e+11	1	9.34e-12	
3	~			3	LOCK	1.07e+11	1	9.34e-12	
4	~			4	LOCK	1.07e+11	10	9.34e-11	
5	~			5	LOCK	1.07e+11	86	8.04e-10	
6	~			6	LOCK	1.07e+11	3	2.8e-11	
7	~			7	LOCK	1.07e+11	5	4.67e-11	
			PRB	S Count	ers				
			Cle	ar PRBS	Counters				

Figure 4: Pseudo Random Binary Sequence overview after further changes



12. Now, if the PRBS is turned off on both ports and the tap settings positions are left in the last adjusted position, check out the PRE-FEC BER in the PCS/FEC tab where it shows the Pre-FEC BER of 2.e-10 matches almost exactly with the final PRBS BER achieved in step 10. *(See figure 5.)*



Figure 5: FEC overview

Further tweaking can be performed, but after the Main Cursor, Pre-Cursor, and maybe the Post Cursor are optimized, further improvements are typically minimal.

Learn more about Link Training optimization in this **Technical Note**.