Z400q Thor

Z400q Thor is a 7-speed (400GE, 200GE, 100GE, 50GE, 40GE, 25GE, 10GE) dual media test module that can test both PAM4 and NRZ speeds.

Download Datasheet
software

7-speed dual-media test module
Z400q Thor is a 400Gbps Ethernet traffic generator for testing both PAM4 and NRZ traffic. It can test seven Ethernet speeds: 400GE, 200GE, 100GE, 50GE, 40GE, 25GE and 10GE, as well as Auto-Negotiation and Link Training (AN/LT). This module is exclusively available in the B2400 chassis and requires 2 slots for Thor (plus 1 for mandatory airflow guide).

This flexibility is provided via two physical transceiver cages – one supporting QSFP-DD/56/28/+ transceivers, and the other supporting QSFP56/28/+ transceivers. Both cages can be active simultaneously – except when the QSFP-DD cage runs 400GE, 2 x 200GBASE-CWDM4, 1 x 200GBASE-SR8, 4 x 100GBASE-DR or 8 x 50GBASE-SR/CR.

The Z400q Thor supports the Ethernet standards 802.3bs and 802.3cd, as well as legacy standards.

The result is a highly versatile solution for performance and functional testing of network infrastructure and Ethernet equipment that support 400GE including switches, routers, NICs, TAPs, packet-brokers, and backhaul platforms.

Like a guided tour of our software?

Take a free guided tour of our software. You'll see all the features, plus we'll answer any questions along the way.


Book an online meeting Try our demo

Specifications

PORT LEVEL FEATURES

  1. Interface category

    QSFP-DD: 400G, 200G, 100G, 50G Ethernet
    QSFP56: 200G, 100G, 50G Ethernet
    QSFP28: 100G, 50G, 40G*, 25GE and 10G* Ethernet
    QSFP+: 40G, 10G Ethernet

    * Depending on transceiver capabilities

  2. Number of test ports

    1 x 400G
    2 x 200GE
    4 x 100GE
    8 x 50GE
    2 x 40GE
    8 x 25GE
    8 x 10GE

  3. Interface options

    QSFP-DD cage:

    1 x 400GBASE-DR4/LR4/FR4 @PAM4, or
    1 x 400GBASE-SR8/FR8/LR8/RC8 @PAM4, or
    2 x 200GBASE-CWDM4 (dual CS connector) @PAM4, or
    1 x 200GBASE-DR4/SR4/FR4/LR4/CR4 @PAM4, or
    4 x 100GBASE-CR2, or 4 x 100GBASE-DR @PAM4, or
    2 x 100GBASE-SR2/CR2, 2 x 100GBASE-DR @PAM4,
    (dual CS connector) or
    1 x 100GBASE-SR4/LR4/CR4/CWDM4 @NRZ, or
    8 x 50GBASE-SR/CR @PAM4, or
    4 x 50GBASE-SR/CR @PAM4, or
    4 x 50GBASE-SR2/LR2/CR2 @NRZ, or
    2 x 40GBASE-SR4/LR4/CR4 @NRZ, or
    8 x 25GBASE-SR/LR/CR @NRZ, or
    8 x 10GBASE-SR/LR/CR @NRZ

    QSFP56 cage:

    Same as QSFP-DD minus support for 400G speeds, 2 x 200GBASE-CWDM4, 4 x 100GBASE-DR and 8 x 50GBASE-SR/C.

    Actual interface options depend on the capabilities of the inserted transceiver. Both cages can be active simultaneously except when the QSFP-DD cage runs 400GE, 2 x 200GBASE-CWDM4, 1 x 200GBASE-SR8, or 8 x 50GBASE-SR/CR. Both cages must run with the same base interface configuration (e.g. 2 x 50G).

    ** As defined by 25/50 Gigabit Ethernet Consortium

  4. Auto Negotiation and Link Training

    IEEE 802.3 Clause 73, Auto-negotiation

  5. Forward Error Correction (FEC)

    RS-FEC (Reed Solomon) (544,514,t=15), IEEE 802.3 Clause 119 (200/400GE)
    RS-FEC (Reed Solomon) (528,514,t=7), IEEE 802.3 Clause 91 (100GE)
    RS-FEC (Reed Solomon) (544,514,t=15), IEEE 802.3 Clause 108 (25GE)
    RS-FEC (Reed Solomon) (528,514,t=15), 25/50G Ethernet Consortium (25/50GE)
    RS-FEC (Reed Solomon) (528,514,t=7), IEEE 802.3 Clause 134 (100GE/50GE 802.3cd)
    BASE-R FEC (Firecode) 2112,2080 IEEE 802.3 Clause 74 (25GE, 10GE)

  6. Number of transceiver module cages

    1xQSFP-DD/QSFP56/QSFP28/QSFP+ and 1xQSFP56/QSFP28/QSFP+

  7. Port statistics (2)

    Link state, FCS errors, pause frames, ARP/PING, error injections, training packet
    All traffic: RX and TX Mbit/s, packets/s, packets, bytes
    Traffic w/o test payload: RX and TX Mbit/s, packets/s, packets, bytes

  8. Adjustable Inter Frame Gap (IFG)

    Configurable from 16 to 56 bytes, default is 20B (12B IFG + 8B preamble)

  9. Transmit line rate adjustment

    Ability to adjust the effective line rate by forcing idle gaps equivalent to -1000 ppm (increments of 10 ppm)

  10. Transmit line clock adjustment

    From -100 to 100 ppm in steps of 0.001 ppm (shared across all ports)

  11. ARP/PING

    Supported (configurable IP and MAC address per port)

  12. Field upgradeable

    System is fully field upgradeable to product releases (FPGA images and Software)

  13. Histogram statistics (2)

    Two real-time histograms per port. Each histogram can measure one of RX/TX packet length, IFG, jitter, or latency distribution for all traffic, a specific stream, or a filter.

  14. Tx disable

    Enable/disable of optical laser or copper link

  15. IGMPv2 multicast join/leave

    IGMPv2 continuous multicast join, with configurable repeat interval

  16. Loopback modes

    • L1RX2TX – RX-to-TX, transmit byte-by-byte copy of the incoming packet
    • L2RX2TX – RX-to-TX, swap source and destination MAC addresses (*only at 10G)
    • L3RX2TX – RX-to-TX, swap source and destination MAC addresses and IP addresses (*only at 10GE)
    • TXON2RX – TX-to-RX, packet is also transmitted from the port
    • TXOFF2RX – TX-to-RX, port’s transmitter is idle
    • Port-to-port – Inline loop mode where all traffic is looped 100% transparent at L1 (All rates except 400GE)

  17. Oscillator characteristics

    • Initial Accuracy is 3 ppm
    • Frequency drift over 1st year: +/- 3 ppm (over 15 years: +/- 15 ppm)
    • Temperature Stability: +/- 20 ppm (Total Stability is +/- 35 ppm)

400/200/100/50/40/25/10GE FRAMED PRBS AND PCS/PMA LAYERS

  1. Payload Test pattern

    PRBS-7, PRBS-9, PRBS-10, PRBS-11, PRBS-13, PRBS-15, PRBS-20, PRBS-23, PRBS-31, PRBS-49, PRBS-58

  2. Error Injection

    Manual single shot bit-errors

  3. Alarms

    Pattern loss

  4. Error analysis

    Bit-errors: count, rate

  5. PCS virtual lane configuration

    User-defined skew insertion per Tx virtual lane, and user defined virtual lane to SerDes mapping for testing of the Rx PCS virtual lane re-order function

  6. PCS virtual lane statistics

    Relative virtual lane skew measurement (up to 2048 bits)
    PAM4: Corrected Bit error, PreFEC BER
    NRZ, No FEC: sync header and PCS lane marker error counters, indicators for loss of sync header and lane marker, BIP8 errors

  7. FEC Total Statistics

    FEC Total Statistics PAM4: Total corrected FEC symbols, Total uncorrected FEC symbols, Estimated Pre-FEC BER, Estimated Post-FEC BER, Pre-FEC Error Distribution Graph

  8. Link Flap

    Single short or repeatable link down events with ms precision

TRANSMIT ENGINES

  1. Number of transmit streams per port

    256 (wire-speed) Each stream can generate millions of traffic flows using field modifiers

  2. Test payload insertion per stream

    Wire-speed packet generation with timestamps, sequence numbers, and data integrity signature optionally inserted into each packet.

  3. Stream statistics (2)

    TX Mbit/s, packets/s, packets, bytes, FCS error

  4. Bandwidth profiles

    Burst size and density can be specified. Uniform and bursty bandwidth profile streams can be interleaved

  5. Field modifiers

    16-bit or 32-bit header field modifiers with inc, dec, or random mode. Each modifier has configurable bit-mask, repetition, min, max, and step parameters. 8 (100G/50G PAM4: 2) 16-bit modifiers per stream or 4 (100G/50G PAM4: 1) 32-bit modifiers per stream

  6. Packet length controls

    Fixed, random, butterfly, and incrementing packet length distributions. Packet length from 60 to 12288 bytes

  7. Packet payloads

    Repeated user specified 1 to 18B pattern, an 8-bit incrementing pattern

  8. Extended payload

    Fixed full custom payloads can be generated for each stream with payload sizes up to 12288 bytes

  9. Error generation

    Undersize length (56B min) and oversize length (9200 max.) packet lengths, injection of sequence, misorder, payload integrity, and FCS errors

  10. TX packet header support and RX autodecodes

    Ethernet, Ethernet II, VLAN, ARP, IPv4, IPv6, UDP, TCP, LLC, SNAP, GTP, ICMP, RTP, RTCP, STP, MPLS, PBB, or fully specified by user

  11. Pause Frames

    NRZ rates: Responds to incoming pause and PFC (Priority-based Flow Control) frames

  12. Packet scheduling modes

    • Normal (stream interleaved mode). Standard scheduling mode, precise rates, minor variation in packet inter-frame gap.
    • Strict Uniform. New scheduling mode, with 100% uniform packet inter-frame gap, minor deviation from configured rates.
    • Sequential packet scheduling (sequential stream scheduling). Streams are scheduled continuously in sequential order, with configurable number of packets per stream.
    • Burst. Packets per stream are organized in bursts. Bursts from active streams form a burst group. The user specifies time from start of one burst group till start of next burst group.

RECEIVE ENGINE

  1. Number of traceable Rx streams per port

    2016 (wire-speed)

  2. Automatic detection of test payload for received packets

    Real-time reporting of statistics and latency, loss, payload integrity, sequence error, and misorder error checking

  3. Jitter measurement

    Jitter (Packet Delay Variation) measurements compliant to MEF10 standard with 8 ns accuracy. Jitter can be measured on up to 32 streams.

  4. Stream statistics (2)

    • RX Mbit/s, packets/s, packets, bytes.
    • Loss, payload integrity errors, sequence errors, misorder errors
    • Min latency, max latency, average latency
    • Min jitter, max jitter, average jitter

  5. Latency measurements accuracy

    ±32 ns (opto/elec).

  6. Latency measurement resolution

    8 ns (Latency measurements can calibrate and remove latency from transceiver modules)

  7. Number of filters:

    • 6 (100G/50G PAM4: 4) x 64-bit user-definable match-term patterns with mask, and offset
    • 6 (100G/50G PAM4: 4) x frame length comparator terms (longer, shorter)
    • 6 (100G/50G PAM4: 4) x user-defined filters expressed from AND/OR’ing of the match and length terms.

  8. Filter statistics (2)

    Per filter: RX Mbit/s, packets/s, packets, bytes.

CAPTURE

  1. Capture criteria

    All traffic, stream, FCS errors, filter match, or traffic without test payloads

  2. Capture start/stop triggers

    Capture start and stop trigger: none, FCS error, filter match

  3. Capture limit per packet

    16 – 12288 bytes

  4. Wire-speed capture buffer per port

    384 kB for 400GE
    192 kB for 200GE
    96 kB for 100GE
    48 kB for 50GE
    48 kB for 40GE
    32 kB for 25GE
    16 kB for 10GE

  5. Low speed capture buffer per port (10Mbit/sec)

    4096 packets (any size)

ADVANCED PHY FEATURES

  1. Equalization Controls

    Tx Transmit Equalization Controls
    • Pre-emphasis
    • Tx Attenuation
    • Tx Post-emphasis Signal Integrity Analysis
    Optional Auto-Tune of Rx equalizer/CTLE

Includes this free software

software

XenaManager

Windows-based application for managing every aspect of Xena’s Ethernet traffic generation test solutions.
software

Xena1564

Xena1564 is a Windows desktop application that lets you analyze synchronous Ethernet and perform the Y.1564 methodology using one or more Xena test chassis.
software

Xena2544

Xena2544 is a Windows desktop application that makes it easy to create, edit and execute test configurations in accordance with RFC 2544.
software

Xena2889

Xena2889 makes it easy to accurately benchmark the performance of Layer 2 LAN switches according to RFC 2889.
software

Xena3918

Xena3918 is a Windows desktop application for advanced IP multicast network testing using one or more Xena test chassis, in accordance with RFC3918.
software

XenaTimeSynch

For One-Way Latency (OWL) measurements, synchronized traffic start and accurate timestamping

Technical Documentation

Relevant Products

...performing the same type of tests

product

Z800oac Freya

The Freya Z800oac is the industry’s first dedicated 112G SerDes Auto-Negotiation & Link Training (AN/LT) test solution
product

Xena B720/2400

A modular high-port density chassis with space for up to 12 Xena traffic generators in a 4U form factor.
product

Z100q Loki

The Z100q Loki is a 2-port 100GE dual-media test module that can also test 50GE, 40GE, 25GE and 10GE

Award Winning Solutions

Xena has won multiple global awards for price/performance and technical innovation. Learn more.

footer awards

Technical Expertise

Support

Resources

Corporate

STAY IN TOUCH

Copyright © 2009-2025 Teledyne LeCroy Xena ApS, Denmark

Website Terms & Conditions / Privacy Statement / Business Terms & Conditions